Electronic system-level design and verification - PDFSEARCH.IO - Document Search Engine

Electronic system-level design and verification
Results: 25

#	Item
11	SNPS[removed]10-K Add to Reading List Source URL: www.synopsys.com Language: English - Date: 2015-02-24 17:15:56 Integrated circuits Hardware verification languages Synopsys Hardware description language Electronic system-level design and verification Signoff Logic synthesis Integrated circuit design SystemVerilog Electronic engineering Electronic design automation Electronic design
12	Extending the Transaction Level Modeling Approach for Fast Communication Architecture Exploration Add to Reading List Source URL: www.engr.colostate.edu Language: English - Date: 2004-06-11 02:36:08 Computer buses Transaction-level modeling SystemC Advanced Microcontroller Bus Architecture System on a chip Electronic system-level design and verification CoreConnect High-level synthesis Modeling language Electronic engineering Electronic design automation Digital electronics
13	Success Story Synopsys and Ricoh Ricoh Optimizes New Multi-Function Printer SoC Architecture with Synopsys Platform Architect MCO Add to Reading List Source URL: www.synopsys.com Language: English Hardware verification languages Hillsboro Oregon Synopsys High-level synthesis SystemC System on a chip Logic synthesis Ricoh Electronic engineering Electronic design automation Electronic design
14	Success Story Synopsys and Ricoh Ricoh Optimizes New Multi-Function Printer SoC Architecture with Synopsys Platform Architect MCO Add to Reading List Source URL: www.synopsys.com Language: English Hardware verification languages Hillsboro Oregon Synopsys High-level synthesis SystemC System on a chip Logic synthesis Ricoh Electronic engineering Electronic design automation Electronic design
15	Success Story Synopsys and Ricoh Ricoh Optimizes New Multi-Function Printer SoC Architecture with Synopsys Platform Architect MCO Add to Reading List Source URL: www.synopsys.com Language: English Hardware verification languages Hillsboro Oregon Synopsys High-level synthesis SystemC System on a chip Logic synthesis Ricoh Electronic engineering Electronic design automation Electronic design
16	From UML/SysML to Matlab/Simulink: Current State and Future Perspectives Yves Vanderperren, Wim Dehaene EE Dept., ESAT-MICAS, Katholieke Universiteit Leuven, B-3001 Leuven, Belgium 1. Motivation Several recent EDA survey Add to Reading List Source URL: www.omgsysml.org Language: English - Date: 2010-02-14 11:26:07 Simulink Systems Modeling Language Electronic system-level design and verification Profile UML tool Diagram MATLAB Modeling language EAST-ADL Software Unified Modeling Language Computing
17	A508-medea+ (lo1[removed]:50 Add to Reading List Source URL: www.catrene.org Language: English - Date: 2009-03-25 10:36:43 Integrated circuits Computer-aided design Electronic system-level design and verification Cadence Design Systems Synopsys Application-specific integrated circuit EUREKA Software design Electronic engineering Electronics Electronic design automation
18	PROJECT RESULT Design methodologies A508: Specification and algorithm/architecture co-design for highly complex applications in automotive and communication (SpeAC) Add to Reading List Source URL: www.catrene.org Language: English - Date: 2009-03-25 10:39:11 Hardware verification languages Electronic system-level design and verification SystemC Transaction-level modeling Systems Modeling Language Systems engineering SIGNAL Integrated circuit design E Electronic engineering Electronic design automation Hardware description languages
19	Project profile CA701 I A unified virtual-prototyping design PROJECT CONTRIBUTES TO Communication Automotive and transport Add to Reading List Source URL: www.catrene.org Language: English - Date: 2014-04-24 10:08:22 Electronic system-level design and verification IMEC Software development methodology CISC Semiconductor Model-based design Electronic engineering Electronic design automation SystemC
20	PDF Document Add to Reading List Source URL: s3.mentor.com.s3.amazonaws.com Language: English - Date: 2012-05-30 19:18:57 Electronic design Integrated circuits Mentor Graphics Cadence Design Systems Electronic design automation Integrated circuit design Design rule checking Synopsys Electronic system-level design and verification Electronic engineering Design Electronics

UPDATE